InSb nanowires with high crystalline properties are synthesized with a diameter of 200 nm via direct current electrodeposition method inside the nanochannels of anodic alumina membranes. For the first time, the characteristics of field effect transistors based on InSb nanowires synthesized via electrochemistry is presented. A single InSb nanowire is used as a channel with gold source and drain contacts. A p ++ silicon substrate is used as the back-gate contact. Both nanowire synthesis and device fabrication are performed at room temperature and nanowire hole mobility is measured to be 57 cm 2 V −1 s −1 suggesting high structural quality of the as-grown InSb nanowires.
InSb is well known for its direct narrow band gap (0.18 eV at 300 K). For various applications in electronic and optoelectronic devices including detector arrays operating in the infrared wavelength, high-speed electronic devices, and magnetoresistive sensors 1 are fabricated using InSb's very high electron mobility (8 × 10 4 cm 2 V −1 s −1 at 300 K) and ballistic length (up to 0.7 m at 300 K). Previously different methods have been used to grow these nanowires, such as vapor-liquidsolid deposition (VLS), physical vapor deposition (PVD), and hydrothermal methods. [2] [3] [4] [5] [6] Comparatively, the electrochemical deposition (ECD) process, using anodic alumina membranes as template, can be an effective and inexpensive method to fabricate nanowires. Although it is considered that electrodeposition of high quality compound InSb nanowires with precise stoichiometry at ambient temperature from aqueous solutions is a challenge, it is surprising that only a few studies on this important issue have been reported till today. 7 In these reports, besides thin films of InSb, [8] [9] the sythesis of InSb nanowires and nanocables by electrodeposition in anodic alumina membrane was reported. 10 Electronic transport properties along with the thermal properties of bulk InSb nanowires embedded inside templates was shown very recently. [11] [12] But these * Author to whom correspondence should be addressed.
properties were reported only for the nanowires embedded into the membrane. Until today, single nanowire properties are not measured or reported. Also, no attempt has been made to demonstrate the InSb nanowire based field effect transistor (NWFET) even though in the recent years much progress has been made showing that 1D nanowires from various advanced materials can be used for future high performance electronics. [13] [14] [15] [16] Very recently it is shown in thin film devices that InSb can outperform the state-of-the art Si FETs. [17] [18] In this work, we present the growth of single crystalline InSb nanowires synthesized via electrochemical deposition method. Comprehensive electrical and structural characteristics of these nanowires are reported in detail in the following sections.
Structural characterization of the as-grown InSb nanowires is performed by scanning electron microscope (SEM) and high resolution transmission electron microscope (HRTEM) analyses. SEM image, as shown in Figure 1 (a) illustrates the InSb nanostructures on the silicon substrate after removing them from the AAM template. Figure 1 nanowires. The high resolution TEM (HRTEM) lattice resolved image in Figure 2 (b) shows some twinning pattern present in the crystal structure and the corresponding selected-area electron diffraction (SAED) in Figure 2 (c) indicates that the InSb nanowires are single crystalline and grow preferentially along [220] crystal direction. The SAED pattern was taken along the nanowires, but changes along the length of the nanowires. This means that the nanowires are single crystal with a slight structural deformation along the length, which may be due to the release process of nanowires from the membrane.
The as-synthesized InSb nanowires are then fabricated into FETs. Numbered grids were written onto a silicon wafer using electron beam lithography technique (EBL). Nanowire suspension was first deposited on a silicon substrate, which consists of a SiO 2 layer 500 nm thick capped on p ++ Si functioning as a back gate electrode. A scanning electron microscope was used to locate and image the deposited wires. With the images as reference, contacts to the nanowires were designed using a SEM/E-beam Lithography system (Company: Carl Zeiss. Model: Leo SUPRA 55). The Si chip was spin-coated with a polymer resist layer (PMMA) for electron beam lithography, which involves exposing the resist layer to high-energy electrons in a pattern defined by the drawing programmed in the lithography system. Through developing, the resist was removed from the exposed areas. A layer of Au was evaporated as contacts. After metals were deposited, the remaining polymer was removed using acetone and the EBL contacts were made (Fig. 3(a) ). In order to investigate the uniformity of the nanowire channel, four electrodes were defined on a nanowire with equal intervals of 4 m, as shown in Figure 3(a) . The conductance across different channel segments were found to be proportional to the length Figure 3 To estimate the hole carrier mobility in the back-gated InSb NW FETs, we first calculated the coupling capacitance between the InSb NW channel and the back-gate through the t ox = 500 nm thick SiO 2 gate dielectric. Within the cylinder-on plate model, the capacitance is
where ∼ 3 9 is the dielectric constant of SiO 2 , L ∼ 5 m is the NW channel length, and r = 100 nm is radius of the NW. The estimated gate capacitance is then C ox = 0 44 fF. Next, the metal-oxide semiconductor fieldeffect transistor (MOSFET) model 20 was used together with the I ds -V ds characteristics of the NW FETs in the linear triode region to deduce the hole mobility via (2) . With this method, a low field hole mobility of ∼ 57 cm 2 V −1 s −1 was calculated.
In summary, we present device characteristics of field effect transistors based on InSb nanowires synthesized by ECD method. The back-gate structure does not require post-growth deposition of dielectric materials on the surfaces of InSb NWs, which should retain most of the intrinsic properties of the nanowires, thus providing a model system for the investigation of electron transport in the as-grown wires. S and D metal contacts to the InSb NWs may not be perfectly ohmic, which could give rise to a high parasitic resistance at the contacts. The current work, however, represents only a beginning of systematic research on InSb NW FETs, and the devices are being optimized for future reports with top gated measurements. The nanowire FETs presented here requires further improvement in the sub threshold swing, on/off ratio, and mobility and these nanowire FETs demonstrate promising potential as the building blocks for future applications in high frequency integrated electronics.
